AbstractÐThe central topic of this paper is the implementation of binary adders with Threshold Logic using a new methodology that introduces two innovations: the use of the input and output carries of each bit for obtaining all the sum bits and a modification of the classic Carry Lookahead adder technique that allows us to obtain the expressions of the generation and propagation carries in a more appropriate way for Threshold Logic. In this way, it has been possible to systematize the process of design of a binary adder with Threshold Logic relating all its important parameters: number of bits of the operands, depth, size, maximum fan-in, and maximum weight. The results obtained are an improvement on those published to date and are summarized as follows: Depth 2 adder: s Pn,
Threshold function is a Boolean function fX, where X I Y P XX n , for which it is possible to find a group of real coefficients w i , called weights, and a real number, such as , called the threshold, that is verified:
For any threshold function, there exists an indefinite number of groups of weights and thresholds that verify the previous relationship and it is always possible to find a group of integer values for the weights as well as for the threshold [1] . The vector formed by the group of weights w I Y w P XXw n and the threshold , whose absolute values are the minimum, is called the basic structure of the threshold function and is presented as follows:
An electronic circuit that implements a threshold function is a threshold gate. A circuit formed by threshold gates is a threshold circuit. A threshold circuit with no feedback is a feedforward threshold circuit. In this paper, only this type of circuits will be considered. The size (s) of a threshold circuit is defined to be the total number of threshold gates that it includes. The depth of a gate is the longest path from the inputs to that gate. The circuit can be arranged in layers so that all the gates that have the same depth belong to the same layer. The depth of the threshold circuit (d) is the maximum value of the depth of their gates.
The threshold gates forms a complete base that allows any Boolean function to be carried out [1] . It has been well known for a long time [2] , [3] that the use of Threshold Logic for carrying out symmetrical functions and, in general, arithmetic functions allows a certain reduction in the size and depth of the circuits. This fact, together with the great importance of the addition operation in digital systems, regularly causes new developments of binary adders based on Threshold Logic.
Although it is well-known that the sum can be carried out with a threshold circuit with depth 2 and a size bounded by an n-degree polynomial (n is the number of bits of the operands), but with exponential weights [4] , the optimized designs have been obtained for circuits with depth 3. Among these designs it is necessary to highlight those from Siu et al. [5] and, fundamentally, those of Vassiliadis et al. [6] . In the latter work, two designs for threshold adders with depth 3 are presented. The first of them (PW) has a size of y n P log n and polynomially bounded weights. The second adder (EW) has a size of Tn P n n p d e l m (optimal complexity yn), a maximum fan-in of
, and a maximum weight of P n p d e . The fact that the weights grow exponentially with n p is the main inconvenience of the EW adder. In the paper mentioned, the problem of whether it is possible to design an adder with size yn and polynomial bounded weights is left unsolved.
In this paper, a general methodology for the realization of two operand binary adders is presented. This methodology is not restricted to a concrete value of depth. Size and depth are related in such a way that an increase in depth brings a decrease in size and vice versa.
This paper is organized as follows: In Section 2, a technique that consists of using double carry to obtain the sum bits and its application in the construction of an adder with depth 2 is described. In Section 3, we combine the previous method with the Carry Lookahead method to design an adder with depth 3. Section 4 deals with the suitability of representing the size of a threshold circuit for the total number of gates (parameter s), so we introduce two new parameters that allow us to specify, with much greater precision, the real size of a threshold circuit. In Section 5, a new adder with depth 3 and size optimized is presented. This is based on the coalition of the two adders previously presented. In Section 6, a modification of the Carry Lookahead method that allows the extension from these types of adders to any depth value is presented. The trade-offs between depth and the different parameters that indicate the size of the circuit are indicated. Finally, in Section 7, the contributions of this paper are presented.
DOUBLE CARRY THRESHOLD ADDER WITH DEPTH (DCTA2)
The i-bit i of the sum of a two operands binary adder is given by the expression:
where i and i are the i-bits of each operand and g iÀI is the carry output of the previous bits. This operation is a symmetrical function, so to implement it with Threshold Logic, a threshold circuit with depth 2 as minimum is necessary [2] . In several types of parallel adders (Carry Save Adders, Carry Lookahead Adders), the carries of all the bits are calculated simultaneously. Afterward, the sum of each pair of bits i and i are computed by only using the output carry corresponding to the previous pair (g iÀI ), just as indicated in (1). Nevertheless, the fact of having all the carry in advance means that the output carry g i can be used besides the g iÀI in the computation of the sum bit i .
Although it is not necessary to use this carry in obtaining the sum bits, we will prove that this simplifies this operation to a great extent. The carry g i is a function of the variables i , i , and g iÀI , so if we get the i bit as a function of these three variables and g i , it is impossible for several input patterns to appear. In Fig. 1 , the Karnaugh diagram of i is represented as a function of these four variables. The impossible input patterns have been represented by the symbol È. Since these combinations will never be given, in each one of them we can associate to i the value that we consider more convenient. In this case, the shaded boxes have been taken as i I and those unshaded as i H. The reason for making this selection is that we are looking for a threshold function so they can be implemented in only one layer. The resulting function is the following:
This is a threshold function with the structure
. Therefore, the fact of using the carry input and carry output of the i-bit allows the i-bit of the sum to be computed in only one layer. To complete the design of an adder using this method it is necessary to previously calculate all the carries in parallel.
The carry of the i-bit is given by the expression:
where g in is the carry input to the adder. This expression corresponds to a threshold function with the structure:
In this way, a two-operands binary adder of length n can be carried out with a threshold circuit of depth 2 and size 2n.
In the first layer, all the carries are computed by means of n threshold gates whose structure is given by the expression:
In the second layer, all the sum bits are computed by means of n threshold gates, all with the same following structure: 
The size of this circuit thoroughly improves that of the threshold adder with depth 2 proposed by Vassiliadis et al. [6] , that is:
DOUBLE CARRY THRESHOLD ADDER WITH DEPTH (DCTA3)
In the previous section, a threshold circuit with depth 2 for the sum of two binary numbers of n bits has been described. Its size parameters and maximum fan-in are optimal because they are linear functions in n. Nevertheless, the main inconvenience of the previous design rests in the fact that the value of the weights increases exponentially with n. Keeping in mind that the real size of a threshold gate directly depends on the value of its weights [7] , [8] , [9] , it is logical to think that although the number of gates is linearly bounded, the real size of the circuit can be exponentially bounded. The most appropriate way to reduce the value of the weights of the gates has already been proven in other papers [4] and consists of increasing the depth of the circuit. The problem is the way that this increase in depth has to be carried out to optimize the value of the weights. Solutions to this problem have already been given in the abovementioned Siu et al. [5] and Vassiliadis et al. [6] , where constructions of threshold adders with depth 3 are described.
The technique that we propose for the realization of an adder with depth 3 consists of the combined use of the Double Carry method together with the Carry Lookahead method. Although not mentioned, this classic method has already been used by Vassiliadis et al. [6] on the PW and EW adders since the parameters ªcarry forceº ( i ) and ªcarry preserveº ( i ) that are introduced in this paper respectively coincide with the group-generate (q i ) and group-propagate ( i ) signals used in the Carry Lookahead Adder.
Considering that the operands and are divided in groups of k bits each, the carry generation and propagation signals of each group are defined as follows:
Carry generation:
Carry propagation:
It is evident that if we take i I in the case of their value being arbitrary, both functions are threshold, with the following structures:
It is very important to note that, later on in this development, the combination q i I, i H is impossible.
The output carry of the bits group is given by the expression:
where g iÀI is the carry input to the bits group. This is a threshold function with the structure:
Nevertheless, since the combination q i I, i H cannot be given, the values of g i for these inputs can be assigned in the way that we want. If they are assigned as appears in Fig. 2 , in which the shaded boxes have been assigned to 1 and the other boxes have been assigned to 0, the resulting function is also threshold, but with a different and much more interesting structure since it is symmetrical (the weights of all the inputs are the same):
The output carry of the following group, g iI , can be obtained in exactly the same way: g iI q iI iI g i q iI iI q i iI i g iÀI X Once again, keeping in mind that the combinations q i I, i H, and q iI I, iI H are impossible, and making an appropriate assignment of the values corresponding to these combinations, it is deduced that the carry g iI can be obtained from a threshold function with the following structure:
The same process can be extended to the rest of the groups, so all the carries of each group can be obtained from the initial carry g in and the generation and propagation functions by means of threshold gates with the following structure:
It is interesting to note that these structures coincide exactly with the structures of the gates that compute the carries as a function of the input variables. 
In the first layer, the carry-propagation and carrygeneration functions are obtained for each bit j of each group i, by means of threshold gates whose structure is:
The total number of gates in this layer is Pn and the maximum weight of the gates is
In the second layer, all the carries are computed as a function of q ij , ij , and the carry input g in . These carries will also be designated with double subscript g ij . All the carries of the bits that belong to one group are computed by gates with an identical structure:
The total number of gates in this layer is n and the maximum weight is P n p d e that belong to the gates that compute the carries of the last group.
In the third layer, the sum bits are obtained using the double-carry method by n threshold gates, all with the same structure:
We call this new adder ªDouble Carry Threshold Adder with Depth 3º (DCTA3). The parameters that characterize this adder are the following:
Although these results have the same complexity as those of the EW adder of Vassilidis et al. [6] , their absolute values are considerably inferior to those of this adder. A comparison among the value of these parameters in the DCTA3, EW, and PW for 32-and 64-bit adders is shown in Table 1 .
SIZE EVALUATION OF A THRESHOLD CIRCUIT
In Complexity Theory, it is usually considered that the number of gates of a circuit is a valid reference for indicating the real size that it will occupy on a silicon wafer [10] . Nevertheless, to be valid, this assertion implicitly assumes that all the gates that compose the circuit have approximately the same size. This assumption is safe when the circuit is built with the basic gates AND-OR-NOT with a reduced fan-in, but fails when it is a threshold circuit. This is because the size of a threshold gate is directly related as much as to the number of inputs as to value of its weights. Since a threshold circuit can be formed by gates having very different fan-in and weight values, the fact of representing its size with the number of gates means that all the gates are assigned the same size, which is an evident error.
Based on this reasoning, Beame et al. [11] proposed that the size of a threshold circuit is given as a function of the total number of connections (). This number can be obtained as the sum of the number of inputs of all the gates in the circuit. It is clear that this parameter is a better [7] , [9] , [12] ), the value of the weights of the threshold gates impacts directly on its size, so it is necessary to introduce a new parameter for measuring the size of the circuit that keeps this in mind. Ferna Ândez et al. [9] introduced a new parameter for estimating the size of a threshold gate (x t ) that takes into account both the number of inputs and the weight values. This parameter is defined as follows: 
where the sum is extended to all the gates of the circuit. The values of these new parameters for the structures DCTA2, DCTA3, and EW [6] are the following: DCTA2:
To show that these parameters give a better understanding of circuit size, it is enough to check that, for a 16-bit adder, the values for the DCTA2 are s QP, QSP, w PTPY PQT, and, for the DCTA3, they are s TR, QPH, w USP, from which it is deduced that, although the value of the parameter s is smaller in DCTA2 than in DCTA3, the real size of the latter will be much smaller, as the parameter w clearly shows.
It is obvious from the foregoing that the weight values of the gates of a threshold circuit have a decisive influence on the real size of the circuit.
Another fundamental aspect to bear in mind in the evaluation of threshold circuit size is that the maximum value of weight that can perform a real threshold gate is bounded by a number (wt mx ) that depends on the available technology. As a consequence of this, from the designer's point of view, wt mx is a fundamental parameter in the design of threshold circuits. So, it is useful to establish some relationship between the parameters of the threshold circuit and wt mx . Keeping in mind that, in the adders that we are considering, the maximum weight is always a power of 2, we will introduce a new parameter that gives us information about this technological limit: e log P wt mx X
In this way, since the maximum weight in a DCTA2 is w mx P n , it is verified that n mx e, that is, that the maximum number of bits of a DCTA2 is bounded by the value of parameter e of the available technology. In the same way, the maximum weight of the DCTA3 and EW adders is w mx P n p , that is, n mx e P , so, with the same gate technology, we can design a DCTA3 or EW adder with a number of bits similar to the square of that with which a DCTA2 could be built. From this point of view, it is interesting to indicate the parameters that specify the size and maximun number of bits of the adders as a function of this parameter. These parameters are shown in Table 2 for several types of threshold adders. 
OPTIMIZED DOUBLE CARRY THRESHOLD ADDER WITH DEPTH 3 (hgeQ )
It is possible to improve the DCTA3 if one remembers that the carry input (g in ) is only used in the second and third layers and is unnecessary in the first layer. If we consider that the output carry of the DCTA2 is obtained in the first layer, we can conclude that a new depth 3 adder can be built with the interconnection of a DCTA2 and a DCTA3 in the following way:
We take the first This new adder is called Optimized DCTA3 or DCTA3 .
The parameters of this adder are obtained from the parameters of DCTA2 and DCTA3:
As seen in the previous section, it is more useful to indicate the performance of the adder as a function of the parameter e. In this case, the biggest adder that can be constructed is a DCTA2 of e bits together with a DCTA3 of e P bits, so its maximum number of bits would now be n mx e e P . The rest of the parameters are shown in Table 2 . Table 3 shows a comparison between the sizes of 16-, 32-, and 64-bit EW, DCTA3, and DCTA3 adders. As examples, we have implemented a 16-bit DCTA3 and a 27-bit DCTA4. The general design of the DCTA3 is shown in Fig. 3 and Table 4 shows the structures of its gates. Table 5 shows the structures of the gates of the DCTA4. Fig. 3 . General structure of the 16-bit DCTA3 .
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EXTENSION TO ADDERS WITH A GREATER NUMBER OF LAYERS
The biggest problem presented when building threshold adders with a high number of bits consists of the difficulty of implementing threshold gates with a high fan-in and high weight values. Indeed, one of the optimum developments for threshold gates, presented by Hidalgo et al. [13] , allows the implementation of threshold gates with weight values bounded by wt mx RH. This assumes that, for these gates, e S, which means that the maximum number of bits of a DCTA3 carried out with these gates would be bounded by n mx QH, a value which is insufficient in a great number of applications. Two solutions can be given to solve this problem: to implement threshold gates that can perform higher weight values or to modify the structure of the threshold adders so that they can have a larger bit number with the same value of e. In this section, we investigate the second solution, increasing the depth of the circuit to obtain adders with a greater number of bits. To pass from the DCTA2 to the DCTA3, the number of bits of the adder was divided into groups, the groupgeneration and group-propagation functions of each group were obtained and, from these, the carries of all the bits were computed. The method to increase the depth beyond three layers is similar to the previous one, that is, to carry out new divisions into groups. In this way, for example, to construct a DCTA4, a first division is made into n 
In the second layer, the group-generation and group- 
where HY IXXi and From a practical point of view, it is important to know the bounds of the adders that can be implemented as a function of the maximum weight (w mx P e ) allowed by the available technology.
There are two fundamental parameters that show these limitations, one of them, n mx , has already been defined and calculated. The other parameter is the minimum depth (d min ) that should have a threshold adder to implement the sum of two operands of n bits. The values of this parameter for the DCTA and DCTA adders are the following: 
